• Compliant to ONFI3.0, AMBA AHB2.0, APB 2.0, AXI2.0.
• Supports SDR modes [0-5], NV-DDR modes [0-5] and NV-DDR2 modes [0-7].
• Supports 8bit /16bit data width.
• Supports both SLC and MLC NAND flash memories.
• Supports different formats such as Micron , Samsung , Hynix.
• Supports Hamming Code ( 1bit error correction  and 2 bit error detection).
• Supports BCH code (upto 40bits error correction).
• Programmable page size – 512B, 2KB, 4KB, 8KB, 16KB.
• Programmable Code Size (512B/1KB).
• Configurable FIFO depth - typical (256 x 32).
• Programmable Tap Delay Logic.
• Supports Multiple LUN/Plane Operations.
• Interleaved read, page program, and erase operations.
• All mandatory commands and Optional commands are supported.
• Warm up cycles for data input and data output.
• Complete access to spare area.
• Internal DMA Engine for Boot code transfer.
• Backward compatible with prior standards such as ONFI 1.0 , 2.0 and 2.2.

 

Configuration

• Programmable page size – 512B, 2KB, 4KB, 8KB, 16KB.
• Supports ECC Enable and Disable options
• Programmable Row (1-4Bytes) and Col Address Cycles (1-4 Bytes).
• ASIC/FPGA Synthesis Scripts
• Integration Manual
• Software Drivers

 

Benefits

• Lowest Gate count.
• Complete Solution-IP , HW & SW Development Kit.
• Lowest Power / Highest Performance at System Level.
• Application Level Expertise.
• World Class Professional Support.

Deliverables

• Fully Synthesizable Verilog RTL
• Unencrypted Source Code
• Self-checking Testbench and Test cases
• Verification specification
• Simulation Scripts-NC Verilog ,VCS, Modelsim Questa
• ASIC/FPGA Synthesis Scripts 
• Integration Manual 
• Software Drivers 

Tech Specs

Part Number	posedge-NAND-3.0
Short description	NAND Flash Controller
Provider:	posedge Inc
Portability	ASIC, FPGA
Type	Soft
Maturity	Silicon Proven and in production
Availability	Now
FPGA Technology:	Available in Xilinx Virtex-5 platform
Bus Compliance :	AMBA AXI, AMBA AHB

>>Back